This page describes a VHDL implementation of a programmable delay line. The width and the depth of the pipeline can be arbitrary as long as the net resources do not exceed what is available on the FPGA. Once downloaded into an FPGA, the active depth of each channel can be continually programmed in real-time.